© 2000 Fairchild Semiconductor Corporation DS006431
www.fairchildsemi
April 1986
Revised March 2000
DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS373 • DM74LS374
3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
General Description
These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or rela-tively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in
a bus-organized system without need for inter-face or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the DM74LS373 are transparent D-type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.
The eight flip-flops of the DM74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.
A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-imped-ance state the outputs neither load nor drive the bus lines significantly.
The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.Features
s Choice of 8 latches or 8 D-type flip-flops in a single package s 3-STATE bus-driving outputs s Full parallel-access for loading s Buffered control inputs
s P-N-P inputs reduce D-C loading on data lines
Ordering Code:
Devices also available in T ape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number Package Number
Package Description
DM74LS373WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74LS373SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide DM74LS373N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide DM74LS374WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74LS374SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide IDM29901NC
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
www.fairchildsemi 2
D M 74L S 373 • D M 74L S 374
Connection Diagrams
DM74LS373
DM74LS374
Function Tables
DM74LS373
DM74LS374
H = HIGH Level (Steady State)
L = LOW Level (Steady State)
X = Don’t Care
Z = High Impedance State
↑ = Transition from LOW-to-HIGH level
Q 0 = The level of the output before steady-state input conditions were established.
Logic Diagrams
DM74LS373
Transparent Latches
DM74LS374
Positive-Edge-Triggered Flip-Flops
Output Enable D Output Control
G L H H H L H L L L L X Q 0H
X
X
Z
Output Clock D Output Control
L ↑H H L ↑L L L L X Q 0H
X
X
Z
3www.fairchildsemi
DM74LS373 • DM74LS374
Absolute Maximum Ratings (Note 1)
Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings.The “Recommended Operating Conditions” table will define the conditions for actual device operation.
DM74LS373 Recommended Operating Conditions
Note 2: The symbol (↓) indicates the falling edge of the clock pulse is used for reference.Note 3: T A = 25°C and V CC = 5V.
DM74LS373 Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)Note 4: All typicals are at V CC = 5V, T A = 25°C.
Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Supply Voltage 7V Input Voltage
7V
Storage Temperature Range
−65°C to +150°C
Operating Free Air Temperature Range
0°C to +70°C
Symbol Parameter
Min Nom Max Units V CC Supply Voltage
4.755
5.25
V V IH HIGH Level Input Voltage 2
V V IL LOW Level Input Voltage 0.8V I OH HIGH Level Output Current −2.6mA I OL LOW Level Output Current 24
mA t W Pulse Width Enable HIGH 15ns (Note 3)
Enable LOW
15t SU Data Setup Time (Note 2) (Note 3)5↓ns t H Data Hold Time (Note 2) (Note 3)20↓ns T A
Free Air Operating Temperature
70
°C
Symbol Parameter
Conditions
Min
Typ Max Units (Note 4)
V I Input Clamp Voltage V CC = Min, I I = −18 mA −1.5
V V OH HIGH Level V CC = Min, I OH = Max 2.4 3.1
V
Output Voltage V IL = Max, V IH = Min V OL
LOW Level V CC = Min, I OL = Max
Output Voltage
V IL = Max, V IH = Min 0.35
0.5V
I OL = 12 mA, V CC = Min 0.4I I Input Current @ Max Input Voltage V CC = Max, V I = 7V 0.1mA I IH HIGH Level Input Current V CC = Max, V I = 2.7V 20µA I IL LOW Level Input Current V CC = Max, V I = 0.4V −0.4mA I OZH Off-State Output Current with V CC = Max, V O = 2.7V 20µA HIGH Level Output Voltage Applied V IH = Min, V IL = Max I OZL Off-State Output Current with V CC = Max, V O = 0.4V −20
µA LOW Level Output Voltage Applied V IH = Min, V IL = Max I OS Short Circuit Output Current V CC = Max (Note 5)−50
−225mA I CC
Supply Current
V CC = Max, OC = 4.5V,24
40
mA D n , Enable = GND
transparent中文意思www.fairchildsemi 4
D M 74L S 373 • D M 74L S 374
DM74LS373 Switching Characteristics
at V CC = 5V and T A = 25°C
Note 6: C L = 5 pF.
DM74LS374 Recommended Operating Conditions
Note 7: The symbol (↑) indicates the rising edge of the clock pulse is used for reference.Note 8: T A = 25°C and V CC = 5V.
R L = 667Ω
Symbol Parameter
From (Input)C L = 45 pF C L = 150 pF Units
To (Output)Min
Max Min
Max t PLH Propagation Delay Time Data to Q 1826ns LOW-to-HIGH Level Output t PHL Propagation Delay Time Data to Q 1827ns HIGH-to-LOW Level Output t PLH Propagation Delay Time Enable to Q 3038ns LOW-to-HIGH Level Output t PHL Propagation Delay Time Enable to Q 3036ns HIGH-to-LOW Level Output t PZH Output Enable Time Output Control to Any Q 2836ns to HIGH Level Output t PZL Output Enable Time Output Control to Any Q 3650
ns to LOW Level Output t PHZ Output Disable Time
Output Control to Any Q 20ns from HIGH Level Output (Note 6)t PLZ
Output Disable Time
Output Control to Any Q
25
ns
from LOW Level Output (Note 6)
Symbol Parameter
Min Nom Max Units V CC Supply Voltage
4.755
5.25
V V IH HIGH Level Input Voltage 2
V V IL LOW Level Input Voltage 0.8V I OH HIGH Level Output Current −2.6mA I OL LOW Level Output Current 24
mA t W Pulse Width Clock HIGH 15ns (Note 8)
Clock LOW
15t SU Data Setup Time (Note 7) (Note 8)20↑ns t H Data Hold Time (Note 7) (Note 8)1↑ns T A
Free Air Operating Temperature
70
°C
5www.fairchildsemi
DM74LS373 • DM74LS374
DM74LS374 Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)Note 9: All typicals are at V CC = 5V, T A = 25°C.
Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.
DM74LS374 Switching Characteristics
at V CC = 5V and T A = 25°C
Note 11: C L = 5 pF.
Symbol Parameter
Conditions
Min
Typ Max Units (Note 9)
V I Input Clamp Voltage V CC = Min, I I = −18 mA −1.5
V V OH HIGH Level V CC = Min, I OH = Max 2.4
3.1V
Output Voltage V IL = Max, V IH = Min V OL
LOW Level V CC = Min, I OL = Max
0.350.5V
Output Voltage
V IL = Max, V IH = Min I OL = 12 mA, V CC = Min 0.25
0.4I I Input Current @ Max Input Voltage V CC = Max, V I = 7V 0.1mA I IH HIGH Level Input Current V CC = Max, V I = 2.7V 20µA I IL LOW Level Input Current V CC = Max, V I = 0.4V −0.4mA I OZH Off-State Output Current with V CC = Max, V O = 2.7V 20µA HIGH Level Output Voltage Applied V IH = Min, V IL = Max I OZL Off-State Output Current with V CC = Max, V O = 0.4V −20µA LOW Level Output Voltage Applied V IH = Min, V IL = Max I OS Short Circuit Output Current V CC = Max (Note 10)
−50
−225mA I CC
Supply Current
V CC = Max, D n = GND, OC = 4.5V
27
45
mA
R L = 667Ω
Symbol Parameter C L = 45 pF C L = 150 pF Units Min Max
Min Max
f MAX Maximum Clock Frequency 35
20
MHz t PLH Propagation Delay Time 2832ns LOW-to-HIGH Level Output t PHL Propagation Delay Time 2838ns HIGH-to-LOW Level Output t PZH Output Enable Time 2844ns to HIGH Level Output t PZL Output Enable Time 2844ns to LOW Level Output t PHZ Output Disable Time
20ns from HIGH Level Output (Note 11)t PLZ
Output Disable Time
25ns
from LOW Level Output (Note 11)
www.fairchildsemi 6
D M 74L S 373 • D M 74L S 374
Physical Dimensions
inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B
版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系QQ:729038198,我们将在24小时内删除。
发表评论