I N VE N TI V E
CONFIDENTIAL
Formal Verification Guide
Prototype | Implement | Verify
Agenda
• Equivalence Checking Refresh • Verification Guide
– RTL Design – Verifiable Synthesis Flow – Abort Resolution
• ECO Automation • Best Practice Recommendation
2
August 6, 2009
Cadence Confidential
Encounter Conformal Product Family
validation verificationVerifies 100% of design functionality without requiring test vectors Provides independent verification for lowest risk silicon Validates CPF LP Equivalence Checking Verifies Low Power design implementation Performs structural and functional checks
Equivalence Checking
RTL or Gate RTL or Gate
Digital Custom Verification including Memories, Data Paths, and IO Orders of magnitude faster than simulation
Low Power Verification
Functional Checks
v1
v2
ISO
A
B
Finds bugs earlier in the design cycle Verifies proper CDC synchronization to avoid clock related re-spins Creates safer EC environment
Validation, generation and analysis of constraints Uses industry proven formal engines Shorter design cycle with improved timing constraints
Constraint Design
ECO Implementation
o1 o2
Provides automated RTL2GDS ECO solution Identifies and generates fix to implement ECO Interfaces with physical implementation tool flow
3
August 6, 2009
Cadence Confidential
Encounter Conformal & FED Product Family
Equivalence Checking
RTL or Gate RTL or Gate
Constraint Design
Low Power Verification
Functional Checks
A
Validation, generation & analysis of constraints Shorter design cycles with improved timing constraints
v 1
v2
ISO
B
100% Independent vector-less verification of implementation RTL Gate Transistor CDC & Ext Checks
Structural and functional LP checks LP design implementation Verification LP Equivalence Checking
New Products ECO Implementation RC-Physical Synthesis Chip Planning Systems
o 1 o 2
Automated RTL2GDS ECO solution Identifies and generates ECO fix Physical Correlation & Predictability with final backend Congestion Analysis & Opto (Congestion Relief) Architectural & Economic Forecasting Lower IC Cost & Expedite TTM
4
August 6, 2009
Cadence Confidential
I N VE N TI V E
CONFIDENTIAL
Crash Course on Equivalency Checking
Prototype | Implement | Verify

版权声明：本站内容均来自互联网，仅供演示用，请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系QQ:729038198，我们将在24小时内删除。