专利名称：TLB PREFETCHING
发明人：WANG, James,CHEN, Zongjian 申请号：EP10734414.5
申请日：20100712
公开号：EP2454669A1truncated在存储过程中怎么使用
公开日：
20120523
专利内容由知识产权出版社提供
摘要：In an embodiment, a memory management unit (MMU) is configured to retain a block of data that includes multiple page table entries. The MMU is configured to check the block in response to TLB misses, and to supply a translation from the block if the translation is found in the block without generating a memory read for the translation. In some embodiments, the MMU may also maintain a history of the TLB misses that have used translations from the block, and may generate a prefetch of a second block based on the history. For example, the history may be a list of the most recently used Q page table entries, and the history may show a pattern of access that are nearing an end of the block. In another embodiment, the history may comprise a count of the number of page table entries in the block that have been used.
申请人：Apple Inc.
地址：1 Infinite Loop M/S 40-PAT Cupertino, CA 95014 US
国籍：US
代理机构：Lang, Johannes
更多信息请下载全文后查看

版权声明：本站内容均来自互联网，仅供演示用，请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系QQ:729038198，我们将在24小时内删除。