1
TYPICAL APPLICATION
The PA86 is ideally suited to driving continuous drop ink jet systems, in both piezo actuation and deflection applications. The deflection amplifier shown above achieves accurate droplet displacement at high speeds to deposit crisp, clear lot code information on product containers. The external compensation networks have been optimized to match the gain of the circuit and the complex impedance of the load. The combination of high voltage and high speed allow repeatable low cost deflec-tion of droplets for high production environments.
FEATURES
• A UNIQUE (Patent Pending) TECHNIQUE FOR VERY LOW QUIESCENT CURRENT • OVER 350 V/µS SLEW RATE • WIDE SUPPLY VOLTAGE
• Single Supply: 20V to 250V
• Split Supplies: +/– 10V to +/– 125V • OUTPUT CURRENT– 150mA cont. ; 200mA Pk • UP TO 23 WATT DISSIPATION CAPABILITY • OVER 200 kHz POWER BANDWIDTH
APPLICATIONS
• PIEZOELECTRIC POSITIONING AND ACTUATION • ELECTROSTATIC DEFLECTION
• DEFORMABLE MIRROR ACTUATORS
• CHEMICAL AND BIOLOGICAL STIMULATORS
DESCRIPTION
The PA86 is a high voltage, high speed Precision IC power op amp with performance and unique features not found previ-ously in any commercially available OpAmp .
Novel input stage design of this amplifier provides extremely high slew rates in pulse applications while maintaining low quiescent current of under 1mA. This novel input stage also has the effect of adding variables to the power response and slew rate characteristics of the amplifier. To a lesser degree, there are also input related effects on unity gain bandwidth and phase. It is important to note that the slew rate is a strong function of input voltage amplitude. It should be noted that the package tab needs to be connected to a stable reference such as GND for high slew rates. Please refer to special considerations section for details.
The output stages are well protected with user defined current limit although the Safe Operating Area (SOA) must be observed for reliable protection. Proper heatsinking is required for maintaining maximum reliability. External phase compensation provides the user with great flexibility in trading
gain, stability and bandwidth.
888 "1&9.*$305&$) $0.            "1&9
M I C R O T E C H N O L O G Y
108&3 01&3"5*0/"- ".1-*'*&3
PA86
12–PIN SIP
PACKAGE STYLE EU
LEAD FORM EW
BLOCK DIAGRAM
2
ABSOLUTE MAXIMUM RATINGS
SUPPLY VOLTAGE, +V S  to −V S  250V
OUTPUT CURRENT, peak (200ms) 200mA, within SOA  POWER DISSIPATION, internal, DC 23W INPUT VOLTAGE, Differential
±15V INPUT VOLTAGE, Common Mode ±Vs TEMPERATURE, pin solder, 10s, EU 260°C TEMPERATURE, junction 2
150°C.
TEMPERATURE RANGE, storage −55 to 125°C OPERATING TEMPERATURE, case
−40 to 125°C
SPECIFICATIONS
PARAMETER
TEST CONDITIONS 1
MIN TYP MAX UNITS INPUT
OFFSET VOLTAGE
–25 8 25 mV OFFSET VOLTAGE vs. temperature 0 to 125°C (CaseTemperature)  −63  µV/°C OFFSET VOLTAGE vs. supply    32 µV/V BIAS CURRENT, initial  8.5 200 pA OFFSET CURRENT, initial  12 400 pA INPUT RESISTANCE, DC
108  ΩCOMMON MODE VOLTAGE RANGE, pos.  +V S  – 2  V COMMON MODE VOLTAGE RANGE, neg.  –V S  + 5.5  V COMMON MODE REJECTION, DC
90 118  dB NOISE
700KHz  418  µV RMS NOISE, V O NOISE
500  nV/√Hz GAIN
OPEN LOOP @ 1Hz
89 120  dB GAIN BANDWIDTH PRODUCT @ 1MHz
1  MHz PHASE MARGIN
Full temperature range
50  °OUTPUT
VOLTAGE SWING I O  = 10mA  |V S | − 2  V VOLTAGE SWING I O  = 100mA  |V S | − 8.6 |V S | − 12
V VOLTAGE SWING
I O  = 150mA  |V S | − 10
V CURRENT, continuous, DC
150  mA SLEW RATE
Package Tab Connected to GND  100 350  V/µS SETTLING TIME, to 0.1%
5V Step (No Compensation)    1  µS POWER BANDWIDTH, 300V P–P  +V S  = 160V, −V S  = –160V  200  kHz OUTPUT RESISTANCE, No Load R CL  = 6.2Ω  44  ΩPOWER SUPPLY VOLTAGE
±10 ±50 ±125 V CURRENT, quiescent 5
±125V Supply 0.2 0.7    2.5 mA THERMAL
RESISTANCE, DC, junction to case Full temperature range    5.5  °C/W RESISTANCE, junction to air Full temperature range  12.21  °C/W TEMPERATURE RANGE, case
−40
125
°C
NOTES: 1. Unless otherwise noted: TC = 25°C, DC input specifications are ± value given, power supply voltage is typical rating.    2. Long term operation at the maximum junction temperature will result in reduced product life. Derate power dissipation to achieve
high MTTF.
3. +V S  and –V S  denote the positive and negative supply voltages of the output stage.
4. Rating applies if output current alternates between both output transistors at a rate faster than 60Hz.
5. Supply current increases with signal frequency. See graph on page 4.
ABSOLUTE MAXIMUM RATINGS
SPECIFICATIONS
PA86
3
TYPICAL PERFORMANCE GRAPHS
PA86
108&3 %&3"5*/(
$"4& 5&.1&3"563&  5$  $
*/5&3/"- 108&3 %*44*1"5*0/  1  8
$0..0/ .0%& 3&+&$5*0/
'3&26&/$:  )[
$0..0/ .0%& 3&+&$5*0/  E #
,  ,
,065165 70-5"(& 48*/(
1&", 50 1&", -0"% $633&/5  N" 70-5"(& %301 '30. 4611-:  7
'3&26&/$:  )[
108&3 4611-: 3&+&$5*0/  E #
108&3 4611-: 3&+&$5*0/
'3&26&/$:  ,)[
4611-: $633&/5  N "
4611-: $633&/5 WT  '3&26&/$:
$633&/5 -*.*5
3&4*4503 7"-6&  ų
$633&/5 -*.*5  *-*.  N "
$0.1&/4"5*0/ $"1 */ Q'  $$  3$    ,  4:.&53*$"- $0.1
4-&8 3"5&  7  T F D
4-&8 3"5& WT  $0.1&/4"5*0/ $"1
'3&26&/$:  ,)[
065165 70-5"(&  7
108&3 3&410/4&
1&", 50 1&", */165 70-5"(&  7
"11-*&% 50 3*    ,  (
4-&8 3"5&  7  T F D
margin rate4-&8 3"5& WT  */165 70-5"(&
4&55-*/( 5*.& 50      0'    7
*/165 70-5"(&  Q Q  70-54
4&55-*/( 5*.& 50        4
4
PA86
OPERATING
CONSIDERATIONS
40"
4611-: 50 065165 %*''&3&/5*"-  74  70  7
$633&/5  ".14  "
EXTERNAL CONNECTIONS
SMALL SIGNAL GAIN AND PHASE PLOTS
The input signal amplitude to the PA86 ampli-fier is related to the overall phase margin and unity gain bandwidth. For very small signal am-plitudes the amplifier phase margin is negative and it shows instability. If small signal stability is desired a constant current source of 500 uA (or resistor for constant supply voltage) needs to be added externally between C C – and +V S . This current source
has minor effects on output offset voltage but helps immensely with small signal stability. The following gain and phase plots have been generated with a 100k resistor (fixed dual supply voltage +/– 50V) between C C – and +V S . Please note that the unity gain
bandwidth and phase margin improves with larger signal amplitude because of the unique differential amplifier stage in the PA86.
SAFE OPERATING AREA
The MOSFET output stage of the PA86 is not limited by second breakdown considerations as in bipolar output stages. Only thermal considerations and current handling capabilities limit the SOA. The output stage is protected against transient flyback by the parasitic body diodes of the output stag
e MOS-FET structure. However, for protection against sustained high energy flyback external fast–recovery diodes must be used.
1)"4& 3&410/4&
'3&26&/$:  )[
1)"4&
01&/ -001 ("*/
'3&26&/$:  )[
("*/  E #
POWER SUPPLY BYPASSING
Bypass capacitors to power supply terminals +Vs and –Vs must be connected physically close to the pins to prevent local parasitic oscillation in the output stage of the PA86. Use high quality ceramic capacitors (X7R) 0.1μF or greater.
SUPPLY CURRENT
The PA86 features a class A/B driver stage to drive the output MOSFETs and an innovative input stage to achieve very high slew rates. The supply current drawn by the PA86, even with no load, varies with the slew rate of the output signal.
STABILITY
The PA86 is externally compensated and performance can be tailored to the application. Use the graphs of small signal response and power response as a guide. Due to the innovative design of the PA86, two compensation networks are required. The values of these components should be the same to pro-vide symmetric slew rate characteristics. The compensation capacitor Cc must be rated
at 500V working voltage. NPO capacitors are recommended. The compensation networks CcRc must be mounted closely to the amplifier pins 8 & 11 and 3 & 10 to avoid spurious oscillation.
The PA86 may require an external 33 pF capacitor (mini-mum breakdown of 350V) between Cc– and –Vs to prevent oscillations in the falling edge of the output. This capacitor is provided with the evaluation kit. Please refer to EK60U datasheet for details.
ELECTROSTATIC DISCHARGE
Like many high performance MOSFET amplifiers, the PA86 very sensitive to damage due to electrostatic discharge (ESD).  Failure to follow proper ESD handling procedures could have results ranging from reduced operating performance to cata-strophic damage.  Minimum proper handling includes the use of grounded wrist or shoe straps, grounded work surfaces. Ionizers directed at the work in progress can neutralize the charge build up in the work environment and are strongly recommended.
GENERAL
Please read Application Note 1 “General Operating Consid-erations” which covers stability, power su
pplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit, heat sink selection, Apex’s complete Application Notes library, Technical Seminar Workbook and Evaluation Kits.
SPECIAL CONSIDERATIONS
It is very important to realize that in order to achieve high frequency performance the heat sink tab has to be tied to a stable, low impedance reference, i.e. power sup-ply or GND. An AC connection through a 0.1µF capacitor is also sufficient. Internal to the PA86, the heatsink tab is electrically isolated to more than 350V . This may help allay some electrical isolation concerns in tying the heat sink to Vs or GND.
CURRENT LIMIT
For proper operation, the current limit resistor, R LIM , must be connected as shown in the external connections diagram. For maximum reliability and protection, the resistor should be set as high as possible. The maximum practical value using the following formula is 12 ohms. For even lower current limit values, please see the CURRENT LIMIT vs. RESISTOR graph on the TYPICAL PERFO
RMANCE GRAPHS page.
R LIM  = 0.7 / I LIM
OPERATING
CONSIDERATIONS
PA86

版权声明：本站内容均来自互联网，仅供演示用，请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系QQ:729038198，我们将在24小时内删除。