UCC1570UCC2570
UCC3570
Low Power Pulse Width Modulator
DESCRIPTION
The UCC1570family of pulse width modulators is intended for application in isolated switching supplies using primary side control and a voltage mode feedback loop.Made with a BiCMOS process,these devices feature low startup current for efficient off-line starting with a bootstrapped low volt-age supply.Operating current is also very low;yet these devices maintain the ability to drive a power MOSFET gate at frequencies above 500kHz.Voltage feedforward provides fast and accurate response to wide line volt-age variation without the noise sensitivity of current mode control.Fast cur-
rent limiting is included with the ability to latch off after a programmable number of repetitive faults has occurred.This allows the power supply to ride through a temporary overload,while still shutting down in the event of a permanent fault.Additional versatility is provided with a maximum duty cycle clamp programmable within a 20%to 80%range and line voltage sensing with a programmable window of allowable operation.
10I3
10I4
I3
I4I4
I4
10
74
11
9
VFWD
FREQ SLOPE RAMP ISET CLOCK GENERATOR
1V
4V
HIGH LINE LOW LINE
1V
FEEDBK SOFTST CURLIM CURRENT LIMIT
CLK
RAMP VALLEY RAMP PEAK
RAMP LATCH
4V
1V
S R
5V
GENERATOR
4.5V
VREF 15V
GND
13/9V
VCC
OUT
PGND
PWM PWM
LATCH
R D
S R
0.2V
CLK
COUNT 8
14
2
1
4V
SHUTDOWN LATCH
SHUTDOWN
0.6V
R S D
6
1213
3
5S D
BLOCK DIAGRAM
FEATURES
•Low Power BiCMOS Process •85µA Start-up Current •1mA Run Current
•1A Peak Gate Drive Output •Voltage Feed Forward
•Programmable Duty Cycle Clamp •Optocoupler Interface •500kHz Operation •Soft Start
•Fault Counting Shutdown
•Fault Latch Off or Automatic Restart
Supply Voltage
(Limit Supply Current to 20mA). . . . . . .Self  Limiting at 15V Supply Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+20mA Analog Inputs (CURLIM,VFWD,FEEBK). . . . . . . . . . . . . .6V Programming Current I SLOPE ,I ISET . . . . . . . . . . . . . . . . .–1mA Output Current I OUT
DC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±180mA Pulse (0.5ms). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±1.2A
Note :All voltages are with respect to GND.Currents are posi-tive into the specified terminal.Consult Packaging Section of Databook for thermal limitations and considerations of pack-age.
ABSOLUTE MAXIMUM RATINGS
CONNECTION DIAGRAMS
ELECTRICAL CHARACTERISTICS:Unless otherwise stated, these specifications apply for T A = 0 to 70°C for the
UCC3570, T A = –40 to 85°C for the UCC2570, T A =–55 to 125°C for the UCC1570,R ISET =100k,R SLOPE =121k,C FREQ =180pF,C RAMP =150pF,VCC=11V and T A =T J .
PARAMETER
TEST CONDITIONS
Min Typ Max Units Reference VREF
VCC =10 to 13V,I VREF = 0 to 2mA    4.9
5  5.1V Line Regulation VCC = 10 to 13V 210mV Load Regulation I VREF = 0 to 2mA 210mV Short Circuit Current VREF = 0
1050
mA VCC
Vth (On)1213V Vth (Off)8910V Hysteresis 345V VCC
I VCC = 10mA
13.51516V I VCC Start VCC = 11V,VCC Comparator Off 85150µA I VCC Run
VCC Comparator On
1
1.5
mA
Temperature Range Package UCC1570J –55°C to +125°C Ceramic Dip UCC2570D –40°C to +85°C
SOIC
UCC2750N Plastic Dip UCC3570D 0°C to +70°C
SOIC
UCC3570N Plastic Dip UCC3570Q
PLCC
ORDERING INFORMATION
ELECTRICAL CHARACTERISTICS:Unless otherwise stated, these specifications apply for T A= 0 to 70°C for the
UCC3570, T A= –40 to 85°C for the UCC2570, T A=–55 to 125°C for the UCC1570,R ISET=100k,R SLOPE=121k,C FREQ=180pF,
C RAMP=150pF,VCC=11V and T A=T J.
bootstrappedPARAMETER TEST CONDITIONS Min Typ Max Units Line Sense
Vth High Line Comparator  3.94  4.1V Vth Low Line Comparator0.961  1.04V lib (VFWD)0±100nA Oscillator
Frequency90100110kHz Ramp Generator
I RAMP/I SLOPE91011A/A
–I RAMP/I ISET91011A/A Peak Ramp Voltage  3.84  4.2V Valley Ramp Voltage0.951  1.05V ISET Voltage Level0.951  1.05V Soft Start
Saturation VCC= 11V,VCC Comparator Off25100mV
I SOFTST/I ISET0.81  1.2A/A Pulse Width Modulator
lib(FEEDBK)0±100n A FEEDBK Zero Duty Cycle0.91  1.1V
Maximum Duty Cycle, (Note 1)  3.84  4.2V Current Limit
lib(CURLIM)0±100nA Vth Current Limit180200220mV Vth Shutdown500600700mV Fault Counter
Vth  3.84  4.2V Vsat0100mV
I COUNT/I ISET0.81  1.2A/A Output Driver
Vsat High I OUT= –100mA0.41V Vsat Low I OUT= 100mA0.41V Rise/Fall Time C OUT= 1nF, (Note 1)20100ns
Note 1:This parameter guaranteed by design but not 100% tested in production.
VCC:Chip supply voltage pin.Bypass to PGND with a low ESL/ESR0.1µF capacitor plus a capacitor for gate charge storage.Lead lengths must be minimum.
PGND:Ground pin for the output driver.Keep connec-tions less than2cm.Carefully maintain low impedance path for high current return.
OUT:Gate drive output pin.Connect to the gate of a power MOSFET with a resistor greater than2Ω.Keep connection lengths under 2cm.VFWD:Voltage Feed Forward and Line Sense pin.Con-nect to input DC line using a resistive divider.
SLOPE:Program the charging current for RAMP with a resistor from this pin to GND.This pin will follow VFWD.
FEEDBK:Input to the pulse width modulator comparator. Drive this pin with an optocoupler to GND and a resistor to VREF.Modulation input range is from 1V to 4V.
ISET:A resistor from this pin to GND programs RAMP discharge current,FREQ current,SOFTST current,and COUNT current.
PIN DESCRIPTIONS
RAMP:Ramp Pin.Connect a capacitor to GND.Rising slope is programmed by current in SLOPE.This slope is compared to FEEDBK for pulse width modulation.The falling slope is programmed by the current in ISET and used to limit maximum duty cycle.
FREQ:Oscillator pin.Program the frequency with a ca-pacitor to GND.
VREF:Precision5V reference,and bypass point for inter-nal circuitry.Bypass this pin with a1µF minimum capaci-tor to GND.GND:Analog ground.Connect to a low impedance ground plane containing all analog low current returns. SOFTST:Soft start pin.Program with a capacitor to GND.
COUNT:Program the time that fault events will be toler-ated before shutdown occurs with a capacitor and resis-tor to GND.
CURLIM:Current Limit Sense pin.Terminates OUT gate drive pulse for inputs over0.2V.Enables fault counting function(COUNT).For inputs over0.6V,the shutdown latch is activated.
PIN DESCRIPTIONS(cont.)
(Note:Refer to Typical Application for external compo-nent names.)All the equations given below should be considered as first order approximations with final values determined empirically for a specific application.
Power Sequencing
VCC normally connects through a high impedance(R5) to the rectified line,with an additional path(R6)to a low voltage,bootstrap on the winding power transformer. VFWD normally connects to a divider(R1and R2)from the rectified line.For circuit activation,all of the following considerations are required:
1.VFWD between 1V and 4V
2.VCC has been under9V(to reset the shutdown
latch)
3.VCC over 13V
At this time,the circuit will activate.I VCC will increase from its start up value of85µA to its run value of1mA. The capacitor on SOFTST is charged with a current de-termined by:
–I
V
R SOFTST
=
1
4
.
When SOFTST rises above1V,output pulses will begin and I VCC will further rise to a level dictated by gate charge requirements asI VCC≈1mA+QTfs.With output pulses,the low voltage bootstrap winding should now power the controller.If VCC falls below9V,the controller will turn off and the start sequence will reset and retry.
VCC Clamp
An internal shunt regulator clamps VCC so that it will not exceed 15V.Output Inhibit
During normal operation,OUT is driven high at the start of a clock period and back low when RAMP either crosses FEEDBK or equals4V.If,however,any of the fol-lowing occur,OUT is immediately driven low for the re-mainder of the clock period:
1.VFWD is outside the range of 1V to 4V
2.CURLIM is greater than 0.2V
3.FEEDBK or SOFTST is less than 1V
Normal output pulses will not resume until the beginning of the next clock period in which none of the above con-ditions exist.
Current Limiting
CURLIM is monitored by two internal comparators.The current limit comparator threshold is0.2V.If the current limit comparator is triggered,OUT is immediately driven low and held low for the remainder of the clock cycle, providing pulse-by-pulse overcurrent control for exces-sive loads.This comparator also causes C F to be charged for the remainder of the clock cycle.The charg-ing current is
–I
V
R
COUNT
=
1
4
.
If repetitive cycles are terminated by the current limit comparator causing COUNT to rise above4V,the shut-down latch is set.The COUNT integration delay feature will be bypassed by the shutdown comparator which has a0.6V threshold.The shutdown comparator immediately sets the shutdown latch.R F in parallel with C F resets the COUNT integrator following transient faults.R F must be greater than
()
()
44
1
•
−
R
D MAX
.
APPLICATION INFORMATION
Latched Shutdown
If CURLIM rises above0.6V,or COUNT rises to4V,the shutdown latch will be set.This will force OUT low,dis-charge SOFTST and COUNT,and reduce I VCC to ap-proximately1mA.When,and if,VCC falls below9V,the shutdown latch will reset and I VCC will fall to85µA,allow-ing the circuit to restart.If VCC remains above9V,an al-ternate restart will occur if VFWD is momentarily reduced below1V.External shutdown commands from any source may be added into either the COUNT or CURLIM pins. Deadtime Control
The voltage waveform on RAMP has independently con-trolled rising and falling edges.At the start of the clock period,RAMP is at1V and rises to4V.It then discharges back to1V and awaits the next clock period.OUT can only be high during the rising part of the waveform,while it is positively blanked off during the falling portion.Set-ting the–dV/dt slope by R4from ISET to GND estab-lishes a minimum deadtime as:
td R C R
=••
034
.Choose R4between20k and200k and C R greater than 50pF.In order to have a pulse at OUT in the next clock period,RAMP must fall to1V prior to the end of the cur-rent period.If it does not,OUT will remain low for the en-tire next clock period.
Voltage Feedforward
The+dV/dt on RAMP is made proportional to line volt-age.The slope is:
()
dV
dt
VFWD
R C R
=•
•
10
3
where VFWD is line voltage scaled by R1and R2.There-fore,a changing line voltage will accomplish an immedi-ate proportionate pulse width change without any action from the feedback amplifier.This will result in constant volt-second drive to the power transformer providing both international voltage operation,and excellent dynamic line regulation.VFWD is intended to operate over a4:1 range(1V to4V)with undervoltage and overvoltage sen-sors designed to drive OUT low if this range is exceeded. Choose R3 between 20k and 200k.
APPLICATION INFORMATION (cont.)
Frequency Set
A capacitor from FREQ to GND will determine a constant clock frequency.Frequency is:
()
F R C T =
•184.If required,frequency can be trimmed down from the above equation by the addition of R T from FREQ to GND.The reduction in frequency is a function of the ratio of R T/R4.R T should be greater than 2.4•R4for reliable op-eration.
External synchronization can be accomplished by cou-pling a narrow pulse to a resistor inserted in series with the ground side of C T.The value should be less than R4/200and the synchronizing pulse width should be less than 5% of the oscillator period.
External synchronization can also be accomplished by driving FREQ with an CMOS inverter.The inverter must
be able to sink (4•I4)with at a voltage less than the 3.5V upper threshold of the oscillator.It must also
be able to source 36•I4at a voltage greater than the 1.5V lower threshold of the oscillator.As long as FREQ is held high, the output is guaranteed to be low.Gate Drive Output
The UCC1570is capable of 1A peak output current.By-pass VCC with at least 0.1µF directly to PGND.Use a capacitor with low equivalent series resistance and in-ductance.The connection from OUT to the MOSFET gate should have a 2Ωor greater damping resistor and the length should be minimized.A low impedance con-nection must be established between the MOSFET source (or the ground side of the current sense resistor),the VCC bypass capacitor and PGND.PGND should then be connected by a single path (shown as RGND in the application) to GND.
APPLICATION INFORMATION (cont.)

版权声明：本站内容均来自互联网，仅供演示用，请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系QQ:729038198，我们将在24小时内删除。